Please use this identifier to cite or link to this item:
http://dspace.iitrpr.ac.in:8080/xmlui/handle/123456789/1314
Title: | Implications of on-chip single-source clocking on high-speed serial interfaces in network soc |
Authors: | Pandey, M.K. Gupta, T. Sharma, R. |
Issue Date: | 23-Aug-2019 |
Abstract: | Single-source clocking is important for networked SoC architectures. This article discusses the validation challenges related to on-chip single-source clocking due to the distributed clocking trends of recent SoCs and proposes a new low cost and no SoC re-spin solution. - Paul Bogdan, University of Southern California. © 2013 IEEE. |
URI: | http://localhost:8080/xmlui/handle/123456789/1314 |
Appears in Collections: | Year-2019 |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Full text.pdf | 966.01 kB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.