Please use this identifier to cite or link to this item:
http://dspace.iitrpr.ac.in:8080/xmlui/handle/123456789/1350
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Gedam, A.I. | - |
dc.contributor.author | Gupta, B.K. | - |
dc.contributor.author | Sekhar, K.R. | - |
dc.date.accessioned | 2019-08-24T10:30:36Z | - |
dc.date.available | 2019-08-24T10:30:36Z | - |
dc.date.issued | 2019-08-24 | - |
dc.identifier.uri | http://localhost:8080/xmlui/handle/123456789/1350 | - |
dc.description.abstract | In an Inverter, the purpose of DC link capacitor is to maintain the stiff DC bus voltage irrespective of the switching disturbance by providing alternative path for the switching ripple current. To design the capacitor for an inverter the expression for the RMS current ripple at DC link need be computed based on the switching algorithm and load connected with the inverter. In this work, the capacitor requirement for the dual two level inverter configuration operated with zero sequence voltage elimination algorithm is evaluated as in this algorithm full DC bus voltage would appear across the AC phase terminals resulting high dv/dt across AC terminals. The current ripple due to dv/dt is computed in this work by considering the AC current flows through load is pure sinusoidal. Based on the computed current ripple, the appropriate DC link capacitor is identified to maintain the stiff DC bus voltage across the dual inverter configuration. The efficacy of the DC link capacitor computed using theoretical expression is validated through MATLAB simulations. Through the MATLAB simulations it is verified that the current ripple RMS value derived from the theoretical expression is closely matches with the simulation result. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | Common Mode Voltage Elimination (CMVE) PWM | en_US |
dc.subject | DC current ripple | en_US |
dc.subject | DC link capacitor | en_US |
dc.subject | Dual two level inverter | en_US |
dc.subject | Zero Sequence Voltage (ZSV) elimination PWM | en_US |
dc.title | Evaluation of DC link capacitor for solar fed dual inverter with zero sequence elimination PWM | en_US |
dc.type | Article | en_US |
Appears in Collections: | Year-2019 |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Full Text.pdf | 4.09 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.