Please use this identifier to cite or link to this item:
http://dspace.iitrpr.ac.in:8080/xmlui/handle/123456789/1870
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Anandakumar, N. N. | - |
dc.contributor.author | Sanadhya, S. K. | - |
dc.contributor.author | Hashmi, M. S. | - |
dc.date.accessioned | 2021-06-20T07:06:36Z | - |
dc.date.available | 2021-06-20T07:06:36Z | - |
dc.date.issued | 2021-06-20 | - |
dc.identifier.uri | http://localhost:8080/xmlui/handle/123456789/1870 | - |
dc.description.abstract | Hardware-based security primitives play important roles in protecting and securing a system in Internet of Things (loT) applications. The main primitives are physical unclonable functions (PUF) and true random number generator (TRNG) studied in this paper. Efficient FPGA implementation are proposed in the work along with relevant security analysis using prevalent metrics. Finally, an application of designed TRNG and PUF is proposed for implementing an authenticated key agreement protocol. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | PUF | en_US |
dc.subject | TRNG | en_US |
dc.subject | authenticated key agreement protocol | en_US |
dc.subject | FPGA | en_US |
dc.title | Design. implementation and analysis of efficient Hardware-based security primitives | en_US |
dc.type | Article | en_US |
Appears in Collections: | Year-2020 |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Fulltext.pdf | 1.33 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.