Please use this identifier to cite or link to this item:
http://dspace.iitrpr.ac.in:8080/xmlui/handle/123456789/3911
Title: | Design and performance benchmarking of dual gate flexible bilayer graphene FETs |
Authors: | Pathania, S. Gupta, P. Kumar, R. Kumar, S. |
Keywords: | Bending effect Bilayer Dual-gate Flexible electronics Graphene field-effect transistor Modeling Verilog-A |
Issue Date: | 25-Aug-2022 |
Abstract: | It has reached a period when the search beyond silicon for utilizing it in a transistor has increased genuine significance. Graphene is described as a crystalline allotrope of carbon with two-dimensional properties arranged in the hexagonal lattice form. It's one of the uses in designing field-effect transistors (FET) such as graphene field-effect transistors. It is explored for the future of flexible electronics devices applications due to the promising graphene attributes. There is some parameter that decides the performance such as speed, uniformity, and reliability of the GFET. One can use graphene field-effect transistors (GFET) to design analog and digital applications for future technology nodes. In this paper, we present a mathematical model of flexible bilayer dual-gated graphene FETs and implement it in a Verilog-A. |
URI: | http://localhost:8080/xmlui/handle/123456789/3911 |
Appears in Collections: | Year-2021 |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Full Text.pdf | 1.03 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.