Please use this identifier to cite or link to this item: http://dspace.iitrpr.ac.in:8080/xmlui/handle/123456789/4452
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBadri, S-
dc.contributor.authorSaini, M-
dc.contributor.authorGoel, N-
dc.date.accessioned2024-05-11T10:44:14Z-
dc.date.available2024-05-11T10:44:14Z-
dc.date.issued2024-05-11-
dc.identifier.urihttp://dspace.iitrpr.ac.in:8080/xmlui/handle/123456789/4452-
dc.description.abstractAbstract: The number of battery-powered devices is rapidly increasing due to the widespread use of IoT-enabled nodes in various fields. Energy harvesters, which help to power embedded devices, are a feasible alternative to replacing battery-powered devices. In a capacitor, the energy harvester stores enough energy to power up the embedded device and compute the task. This type of computation is referred to as intermittent computing. Energy harvesters are unable to supply continuous power to embedded devices. All registers and cache in conventional processors are volatile. We require a Non-Volatile Memory (NVM)-based Non-Volatile Processor (NVP) that can store registers and cache contents during a power failure. NVM-based caches reduce system performance and consume more energy than SRAM-based caches. This paper proposes Efficient Placement and Migration policies for hybrid cache architecture that uses SRAM and STT-RAM at the first level cache. The proposed architecture includes cache block placement and migration policies to reduce the number of writes to STT-RAM. During a power failure, the backup strategy identifies and migrates the critical blocks from SRAM to STT-RAM. When compared to the baseline architecture, the proposed architecture reduces STT-RAM writes from 63.35% to 35.93%, resulting in a 32.85% performance gain and a 23.42% reduction in energy consumption. Our backup strategy reduces backup time by 34.46% when compared to the baseline.en_US
dc.language.isoen_USen_US
dc.subjectHybrid cache architectureen_US
dc.subjectMemoryen_US
dc.subjectSingle-level cacheen_US
dc.subjectSRAMen_US
dc.subjectSTT-RAMen_US
dc.titleEfficient placement and migration policies for an STT-RAM based hybrid L1 cache for intermittently powered systemsen_US
dc.typeArticleen_US
Appears in Collections:Year-2023

Files in This Item:
File Description SizeFormat 
Full Text.pdf6.16 MBAdobe PDFView/Open    Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.