Search


Current filters:

Start a new search
Add filters:

Use filters to refine the search results.


Results 1-10 of 24 (Search time: 0.003 seconds).
Item hits:
Issue DateTitleAuthor(s)
23-Nov-2016Analytical model for inverter design using floating gate graphene field effect transistorsNishad, A.K.; Dalakoti, A.; Jindal, A.; Kumar, R.; Kumar, S.; Sharma, R.
21-Nov-2016Design space exploration of nanoscale interconnects with rough surfacesKumar, S.; Sharma, R.
29-Dec-2018Analytical modeling and performance benchmarking of on-chip interconnects with rough surfacesKumar, S.; Sharma, R.
1-Jan-2019Chip-to-chip copper interconnects with rough surfaces: analytical models for parameter extraction and performance evaluationKumar, S.; Sharma, R.
16-May-2019Analytical model for resistivity and mean free path in on-chip interconnects with rough surfacesKumar, S.; Sharma, R.
5-Dec-2019Analyzing crosstalk-induced effects in rough on-chip copper interconnectsPathania, S.; Kumar, S.; Sharma, R.
13-Nov-2018Investigating the role of sidewall surface roughness on the performance of through silicon viasKumar, S.; Pathania, S.; Sharma, R.
19-Mar-2020Crosstalk analysis for rough copper interconnects considering ternary logicPathania, S.; Kumar, S.; Sharma, R.
18-Jun-2021Temperature and dielectric surface roughness dependent performance analysis of cu-graphene hybrid interconnectsKumar, R.; Kumari, B.; Kumar, S.; Sahoo, M.; Sharma, R.
20-Jun-2021A temperature and dielectric roughness-aware matrix rational approximation model for the reliability assessment of Copper– Graphene hybrid On-Chip interconnectsKumar, R.; Kumar, A.; Guglani, S.; Kumar, S.; Roy, S.; Kaushik, B. K.; Sharma, R.; Achar, R.