Login
Users of this system, can login to view this document.
Enter the following information to request a copy of the document from the responsible person.
Investigating the role of interconnect surface roughness towards the design of poweraware network on chip