Abstract: This paper presents a pseudo-random binary sequence (PRBS) generator using merged XOR-D flip-flop as building blocks. The proposed architecture uses differential cascode voltage switch logic (DCVSL)-based dynamic ...