Kumar, R.; Kumar, S.; Guglani, S.; Roy, S.; Kaushik, B. K.; Sharma, R.; Achar, R.
(2021-06-29)
Due to highly-scaled feature sizes of on-chip
interconnects at advanced technology nodes, size effects
dominate the conductor losses. Also, the surface roughness
effectsin Cu interconnects increase due to scaling. ...