INSTITUTIONAL DIGITAL REPOSITORY

Floating gate nonvolatile memory using individually cladded monodispersed quantum dots

Show simple item record

dc.contributor.author Velampati, R. S. R.
dc.contributor.author Hasaneen, E.- S.
dc.contributor.author Heller, E. K.
dc.contributor.author Jain, F. C.
dc.date.accessioned 2021-10-10T06:07:10Z
dc.date.available 2021-10-10T06:07:10Z
dc.date.issued 2021-10-10
dc.identifier.uri http://localhost:8080/xmlui/handle/123456789/2978
dc.description.abstract This paper presents nonvolatile memory characteristics of a quantum dot gate floating gate nonvolatile memory (QDNVM) that employs SiOx-cladded silicon quantum dots as discrete charge storage nodes of the floating gate. The cladding of Si quantum dots and control of their size are shown to result in a faster access and improved retention time. The floating gate is formed by site-specific self-assembly of SiOx-Si quantum dots on the tunnel oxide layer over the p-region between source and drain of an n-channel field-effect transistor (FET). Experimental data on fabricated long channel devices show threshold voltage shift as a function of duration and magnitude of the electrical stress applied during the “Write” operation. Current–voltage characteristics (ID–VD and ID–VG) are presented before and after stress. The electrical characteristics are explained using a quantum dot gate FET model which includes the threshold voltage shift (VTH) as a function of charge on the floating gate quantum dots due to applied electrical stress. en_US
dc.language.iso en_US en_US
dc.subject Floating gate field-effect transistor (FET) en_US
dc.subject nonvolatile memory en_US
dc.subject quantum dot en_US
dc.subject retention time. en_US
dc.title Floating gate nonvolatile memory using individually cladded monodispersed quantum dots en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account