INSTITUTIONAL DIGITAL REPOSITORY

Investigating the role of parasitic resistance in a class of nanoscale interconnects

Show simple item record

dc.contributor.author Yousuf, S. Z.
dc.contributor.author Bhardwaj, A. K.
dc.contributor.author Sharma, R.
dc.date.accessioned 2021-11-30T20:20:39Z
dc.date.available 2021-11-30T20:20:39Z
dc.date.issued 2021-12-01
dc.identifier.uri http://localhost:8080/xmlui/handle/123456789/3269
dc.description.abstract In nanoscale interconnects parasitic components are becoming drastically important with geometrical scaling. This work presents a comprehensive study of copper (Cu), SWCNT bundle, MWCNT, SC-MLGNR and TC-MLGNR nano interconnect in deep submicron (DSM) regime. We have extracted parasitic resistance of the above mentioned interconnects using physics based equivalent circuit models and investigated the effective resistivity of these interconnects at different technology nodes in DSM regime. It must be noted that when the dimensions of interconnect follow nanoscale, resistivity becomes the function of grain size. The nanoscale dimensions result in edge scattering and grain boundary scattering which inculcates tremendous effect on effective MFP. We examined the effect of grain size in scaled interconnects and analyzed the effect of edge and grain boundary scattering on resistivity of nanoscale interconnect. In our work we have look over five different interconnect geometries for the parasitic resistive component at 7 nm node and 14 nm node. We take Cu as a reference interconnect in our analysis. Our analysis show that the parasitic resistance of SWCNT Bundle, MWCNT, TC-MLGNR, SC-MLGNR interconnect is reduced by 77%, 84%, 59%, 80% compared to Cu interconnect at 7 nm node respectively. Our results also indicate a decrease of parasitic resistance by 70%, 80%, 35%, 60% compared to Cu interconnect at 14 nm node respectively. These calculations are valid below width of 14 nm. In this paper we have presented some Graphene counter parts which make it more promising candidate than CNT bundle interconnect apart from having greater p. u.l. resistance. We have analyzed the effects of Fermi energy and width on number of conduction channels for different technology nodes. This paper also shows comparable resistance of MWCNT and SWCNT due to reduced MFP of former interconnect. en_US
dc.language.iso en_US en_US
dc.subject Chip-to-chip interconnects en_US
dc.subject Deep sub-micron (DSM) regime en_US
dc.subject Multilayer Graphene Nano-ribbon (MLGNR) en_US
dc.subject Parasitic resistive parameter en_US
dc.subject Side-contact MLGNR (SC-MLGNR) en_US
dc.subject Top-contact MLGNR (TC-MLGNR) en_US
dc.subject Mean free path (MFP) en_US
dc.subject Edge scattering en_US
dc.subject Grain size en_US
dc.title Investigating the role of parasitic resistance in a class of nanoscale interconnects en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account