INSTITUTIONAL DIGITAL REPOSITORY

A digital frequency locked loop with minimum computation overhead for heavily distorted single-phase grid systems

Show simple item record

dc.contributor.author Satyanarayana, M.
dc.contributor.author Teja, A.V.R.
dc.date.accessioned 2022-07-15T12:42:28Z
dc.date.available 2022-07-15T12:42:28Z
dc.date.issued 2022-07-15
dc.identifier.uri http://localhost:8080/xmlui/handle/123456789/3641
dc.description.abstract Grid-connected converters require grid frequency and phase information for controlling the power injections into the grid. This information is achieved by a phase-locked loop (PLL) or frequency-locked loop (FLL) algorithms. The accuracy, reliability, and ease of implementation of the PLL/FLL algorithms in all grid conditions dictate the performance of the grid-connected converters. This article proposes a digital FLL for single-phase grid-connected systems. The proposed FLL tracks the frequency accurately, even in heavily distorted grid conditions. It uses a second-order generalized integrator (SOGI) as a pre-filter and a digital counter, based on the zero-crossing detection (ZCD) logic for estimating the grid frequency and phase angle. It does not require complex filters and tuning of multiple parameters. The implementation of the proposed FLL is simple and has less computational overhead. The ability of the proposed FLL to track the frequency and phase under various steady-state (dc-offset and harmonics) and transient (voltage sag, frequency drift, and phase jump) grid disturbances is tested in simulation using MATLAB/SIMULINK, and the results are reported. The experimental validation is done using a field programmable gate array (FPGA) controller in the laboratory. The proposed algorithm is able to track the estimates within 1.2 cycles of the grid voltage when tested under a heavy-distorted grid having 26.4% total harmonic distortion (THD). The measurement uncertainties and results of single-phase grid-connected inverter (GCI) using the proposed FLL are also presented. en_US
dc.language.iso en_US en_US
dc.subject Digital controller en_US
dc.subject Field programmable gate array (FPGA) en_US
dc.subject Frequency locked loops (FLLs) en_US
dc.subject Second-order generalized integrator (SOGI) en_US
dc.subject Single-phase systems en_US
dc.subject Synchronization en_US
dc.title A digital frequency locked loop with minimum computation overhead for heavily distorted single-phase grid systems en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account